Applicant(s)/Patent Under Application/Control No. Reexamination 10/723,292 **BRULS, NIKOLAUS** Notice of References Cited Art Unit Examiner Page 1 of 1 2133 R. Stephen Dildine

U.S. PATENT DOCUMENTS

				U.U.T ATENT DUCUMENT	
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2002/0053061 A1	05-2002	Kong et al.	714/795
*		US-2002/0097821 A1	07-2002	Hebron et al.	375/346
*	В	US-2004/0122883 A1	06-2004	Lee et al.	708/490
*	С	US-2004/012233371	12-2004	Hwang et al.	714/795
۳	Ð		12 200 1		
	E	US	ļ		
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			
	FOREIGN PATENT DOCUMENTS				

FOREIGN PATENT DOCUMENTS

				1		01 15 11 11
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т			NON BATENT DOCUM		

NON-PATENT DOCUMENTS

	NON-PATENT DOCUMENTS				
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Meier, S.R.; A Viterbi decoder architecture based on parallel processing elements; A Viterbi decoder architecture based on parallel processing elements; Global Telecommunications Conference, 1990, and Exhibition. 'Communications: Connecting the Future', GLOBECOM '90., IEEE; 2-5 Dec. 1990 Pages 1323 - 1327, vol.2			
	v	Fettweis, G. et al.; High-speed parallel Viterbi decoding: algorithm and VLSI-architecture; Communications Magazine, IEEE; Volume 29, Issue 5, May 1991; Pages 46 - 55			
	w				
	x				
		(0 - MPED 6 707 05(a))			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.